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This paper is concerned with the problem of reMizing a sequential 
machine M by a sequential circuit with a single feedback loop carry- 
ing a binary signal. To find such a realization, one must find a binary 
total-state partition, which can be used for feedback, for the flow 
table T of M or for some expanded version of T. A method is pre- 
sented for testing whether a given flow table possesses a feedback 
partition. If one exists, the method can generate all such partitions, 
and the corresponding single-loop realizations are easily found. 
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I. INTRODUCTION 
The relation between the behavior of a sequential machine and the 
structure of the sequential circuit realizing that behavior is a current 
subiect of investigation in sequential machine theory. One important 
structural property is the amount of feedback in the circuit. It has been 
recently shown that a sequential machine ither requires no feedback or 
can be realized by a circuit with a single binary feedback loop. The 
problem of finding single-loop realizations i  discussed here. 
For the sake of brevity, a lot of the preliminary material is presented 
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here in a very brief fashion. For background on sequential machines, 
realizations and partitions refer to I Iartmanis and Stearns (1966). Some 
general properties of feedback and a discussion of previous results are 
given in more detail by Brzozowski (1965). 
II. FUNDAMENTALS 
DEFINITION 1. A sequential machine M is a sextuple: 
M = (P, Q, R, ~, p, qx), where P, Q, R are finite nonempty sets: 
P = {p~, p2, • • • , p~}, the input set, 
Q = {ql, q2, " "  , qv}, the (internal) state set, 
R = {rl, r~, . . -  , r.~}, the output set, 
qx C Q is a specified starting state, 
is a function from P X Q into Q (the next-state function), 
p is a function from P X Q into R (the output function). 
Consider p to be a u-valued input variable taking its value from P, and 
similarly define variables q and r. Then we may write: 
q(t + 1) = a(q(t), p(t ) ) ,  for t >_- 1, q(1) = qx, (1) 
r(t) = p(q(t), p(t) ) ,  t _~ 1. (2) 
For t < 1, q(t) and r(t) are of no interest. 
Although we generally regard a sequential machine as a specification of 
a behavior, these relations immediately suggest the structure shown in 
Fig. 1, where the rectangle denotes a unit delay. The diagram can be 
viewed as a realization of the machine, if a is a combinational circuit 
receiving a u-valued signal p(t),  a v-valued signal q(t) and producing a 
Fro. 1. Structure of a sequential machine 
r(t) 
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v-valued signal q(t + 1), and if a similar interpretation for p is used. The 
unit delay transmits v-valued signals. 
I t  is clear that this is the most straight-forward multi-valued realiza- 
tion of a machine. I t  is simple because it involves only one delay and 
two combinational circuits. Of course, at present, there are consider- 
able problems with realizations utilizing multi-valued logics; hence we 
concern ourselves mainly with binary logic. However, the general se- 
quential circuit is defined as follows: 
DESINITION 2. A sequential circuit is a structure consisting of n inputs 
xl ,  x2, • • • , x . ,  m outputs zl, z2, • • • , z~, s unit delays with outputs 
y~, y2, " "  , y, and m -}- s combinational circuits, f l ,  f2, "-" , f , ,  gt, 
gs , ' - ' ,gmsuchthat fo r l  <- i <- s, 1 < j < m: 
y~(t + 1) = f~(y~(t), y~(t ) , . . . ,  y,(t); 
xl(t),  x~(t), . . .  , x , ( t ) ) ,  t => 1, (3) 
y~(1) = yix, a specified starting value, 
zj(t)  "~- gj (Y i ( t ) ,  y2( t ) ,  " ' "  , ys(t);  
(4) 
xl(t) ,  x2(t), . . .  , x ,dt))  , t >= 1. 
The inputs, outputs, delays and combinational circuits are, in general, 
multi-valued; if they are all binary, the circuit is binary. 
Every sequential circuit S defines a unique sequential machine Ms.  
I f  we define X( t )  to be the n-tuple, X( t )  = (xl(t) ,  x2(t), . . .  , x~(t)) ,  
and similarly define Y(t )  and Z(t ) ,  then we can find some a and o such 
that:  
Y( t  + 1) = a(Y( t ) ,  X ( t ) ) ,  (5) 
z(t)  = p(Y(t), x( t ) ) .  (6) 
Thus the behavior of a sequential circuit is that of a sequential machine 
if we establish the correspondences: p with X, q with Y and r with Z. 
Note that a binary circuit is a special type of a machine with P = {0, 1 }'~, 
Q = {0, 1}~andR = {0,1}% 
We conclude the introductory remarks by making precise the notion 
of the realization of a behavior (machine) by a given structure (circuit). 
DEFINITION 3. A machine M realizes machine M '  iff M '  is a homo- 
morphic image of a submachine of M (ttartmanis and Stearns, 1966). 
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DEFINITION 4. A circuit S realizes machine M iff the machine Ms,  de- 
fined by S, realizes M. 
II!. FINITE MEMORY MACHINES 
We assume that each combinational network and unit delay has an in- 
put side and an output side, and signals propagate from input to output. 
DEFINITION 5. A sequential circuit is feedback-free if starting at any 
wire and passing through any number of connected evices, it is not 
possible to enter the same point twice. 
DEFINITION 6. A reduced sequential machine is definite iff there exists 
an integer k ~ 0 such that for all input sequences x with length = k, 
a(q~, x) = ~(q~., x) for all q~, qj ~ Q. 
It has been shown (Kleene, 1956; Simon, 1959; Arden, 1961; Brzozow- 
ski, 1962; McCluskey, 1962; Hartmanis and Stearns, 1963; Perles, Rabin 
and Shamir, 1963) that the machine defined by any feedback-free circuit 
is definite and that every definite machine can be realized by a feedback- 
free circuit. The behavior of any definite machine can be described by: 
r ( t )  = 8(p( t ) ,p( t - -  1 ) , - . .  ,p ( t - -  k) ) ,  for t => k~- 1, (7) 
r ( t )  = ~(p( t ) ,  p ( t  - -  1), . . .  , p(1), initial conditions), 
(s) 
for t<k~- l .  
If sequences of length <k + 1 are of no interest, every definite machine 
is realizable by a single multi-valued shift register as shown in Fig. 2. 
DBFINITION 7. A sequential machine is af in i te  memory  (F. M.) machine 
if its output is only a function of the present input and a finite number 
of pasts inputs and outputs, i.e., 
r ( t )  = ~h(p(t) ,  . . .  , p ( t  - -  k ) ,  r ( t  --  1), . . .  , r ( t  - -  k)  ), 
(9) 
t=> k -~ l ,  
r ( t )  = ¢J (p(t ) ,  . . .  , p(1), r ( t  --  1), .-. , r(1), 
(10) 
initial conditions), t < k + 1. 
The describing equations uggest the realization (multi-valued) shown 
in Fig. 3, provided only the response to sequences of length ~ k q- 1 is of 
interest. In this special ease the circuit consists of two shift registers, 
one to remember the past inputs and one for the past outputs. 
A more detailed account of F. M. machines can be found in Simon 
(1959), Gill (1962) and Brzozowski (1965). There is a decision p_ acedure 
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p(t) 
Fro. 2. Multi-valued feedback-free r gister circuit 
I r (;-k) I 
FIG. 3. Finite memory circuit 
for testing whether a given machine has finite memory, and it is known 
that not all machines have F. M. However, we have the following general 
result: 
LEMMA 1. The state behavior of any sequential machine M can be realized 
by a multi-valued F. M. circuit. 
Proof. Consider the realization of any machine in the form of Fig. 1. 
Then if q(t 3- 1) is considered as an auxiliary output, q(t 3- 1) = r~(t), 
we have 
ra(t) = q(ra(t -- 1), p(t)) .  (11) 
Thus the state behavior is F. M. from this point of view. The original 
output can be obtained by an additional combinational circuit, 
r(t) = p( r~( t -  1), p(t)) .  (12) 
Of course the fact that the state behavior of any machine has F. M. 
character is of not much help to the circuit designer who attempts to get 
a simple structure for his realization. If one could use multi-valued logic 
then every machine could be realized using a single feedback loop carrying 
a v-vMued signal. Since we are mostly limited to binary circuitry the 
designer must assign m binary variables yi to represent q in such a way 
that 2 m > v. Making an arbitrary binary assignment will, in general, 
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y (~-k) 
Fro. 4. F.M. circuit with one binary feedback loop 
result in an undesired structure in which there are several feedback loops 
each carrying a binary signal. 
Note that the F. M. circuit of Fig. i, which realizes the state behavior 
of any machine, uses only a single delay for the delayed auxiliary output. 
Thus we are storing a v-va lued  signal for one unit of time. From the 
structural point of view one may prefer to store a b inary  signal for severa l  
units of time. This is possible if one can find an assignment for M which 
resuIts in a circuit with a structure such as that shown in Fig. 4. For that 
circuit, 
y( t )  = f (y ( t  - -  i), . . .  , y( t  - -  k); x l ( t ) ,  x2( t ) ,  . . .  , x~( t ) ,  . . .  , 
(13) 
x l ( t  - -  k ) ,  x~( t  - k ) ,  . . .  , x~( t  - k ) ) ,  
and y is binary. If such a realization can be found for the state behavior 
then any output z~ is obtainable from the structure by means of one 
combinational circuit. 
The general F. M. circuit which includes the response to short se- 
quences can be represented asin Fig. 5, with the restriction that there 
is at least one unit delay in each feedback loop. Clearly this realization 
corresponds to Definition 7. Now consider a new variable p ' ( t )whose  
alphabet is the product P X R. Clearly in the corresponding representa- 
tion shown in Fig. 5(b), C is def in i te  for the augmented input alphabet. 
This suggests that the method for testing for definiteness i also ap- 
plicable to testing for the F. M. property provided the augmented "in- 
put" is used. This is in fact true and this method can be found in GilI 
(1962) and lVicCluskey (1962). 
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eedboCk rC,,cir u,,i C C r(t) 
(a} (b) 
FIG. 5. General F.M. circuit 
IV. FEEDBACK 
Consider a given sequential circuit S, i.e., a given arrangement of 
combinational circuits and unit delays. Suppose we find a set W~ of k 
wires in S which, when cut, will remove all loops in S. Let the signal on 
the j th  wire in the set be w~ i and let this signal be v~-valued. In general 
there are many sets W~ of wires in a given circuit which, when cut, will 
remove all feedback. For each such set W~ define the feedback value F~ 
to be 
k 
= I I  (14) 
j= l  
The feedback value F of the circuit S can now be defined as the minimum 
F~ chosen from all possible F~. More than one wire set may correspond 
to this minimum F. 
THEO~E~ 1. I f  a sequential circuit S has feedback value F, then there 
exists a total-state partition ~r (with F blocks) of the total states of S, which 
is such that an F-valued output ra assigned according to ~r has F. M. 
property. 
Proof. [For background material on partitions refer to Hartmanis and 
Stearns (1966).] Since S has feedback value F, there exists a setofwires 
with signals W = {wt, w2, • • • , w~} the cutting of which will remove 
k V . all feedback loops, and F = ~1~=1 ~ But every signal in S must be a 
function of only the present input and the present internal state. Thus 
W(t) = ~(X(t),  Y(t)) ,  (15) 
where W(t) is considered either as a multi-valued signal or a k-tuple, 
and similar considerations apply to X(t)  and Y(t). Now for a fixed total 
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state (X, Y), W is fixed and hence defines a total-state partition r on 
the total states of.S. Clearly ~ has F blocks because W has F values, and 
two total states of S are in the same block if and only if they have the 
same W value. : 
Consider the internal state variable Y with all the wires in W cut. 
Since there is no feedback, the circuit is definite for ~he input X/W.  
Hence 
Y( t  + 1) = O(X(t) ,  X(~t - 1), . . .  , X( t  -- k),  ~ 
(16) 
W(t ) ,  W( t  - 1), . . -  , W( t  - k). 
But 
W(t )  = ~(X( t ) ,  Y ( t ) )  
= t~(X( t ) ,  X ( t  - 1) ,  . . .  , X( t  - k - 1) ,  (17)  
w(t -  1 ) , . . . ,  w( t -  k -  1)). 
Hence W has F. M. property and any r~ assigned according to 7r has 
F. M. property. 
This then establishes the basic relation between the feedback value of a 
circuit, and the F. M. property of its output. 
V. SINGLE LOOP REALIZATIONS 
As was said before, the problem of deciding whether agiven sequential 
machine requires no feedback (is definite) has been solved. The next 
logical question is: " I f  a machine is not definite, how much feedback is 
required?" This has been answered recently by Friedman (1966) who 
showed that every indefinite sequential machine can be realized by a 
circuit with a single binary feedback loop. In view of our discussion of 
multi-valued realizations above, this means that instead of storing a 
multi-valued signal for one unit of time, it is possible to store a binary 
signal for several units of time. 
The problem of finding single-loop realizations i  the subject of this 
paper. Similar results were obtained independently b Friedman at about 
the same time. 
We define a sequential circuit to be single-loop if it is not feedback-free, 
but there exists a wire (carrying a binary signal) which when cut renders 
the circuit feedback-free. The following results follow directly from 
Theorem 1. 
COnOLLARY 1. A sequential circuit S is single-loop iff its state table is 
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not definite and there exists a binary total state partition ~r on the states of S, 
such that any output assigned according to ~ has F. M. property• (For  
brevity,  we shall s imply say that  ~r itself has the F. M. property.)  
COROLLARY 2. A sequential machine M is realizable by a single-loop 
circuit iff the flow table T of M or some expanded (state-split) version of T 
has a partition with F. M. property• 
We now consider the problem of testing whether a given flow table 
possesses a binary total -state feedback partit ion, i•e•, one that  has F• M. 
property• 
VI .  PART IT IONS WITH F .M.  PROPERTY 
Consider a flow table T with a mult i -valued input p C P = 
{pl,  p2, • • • , Pal,  internal states ql, q2, • • ' , q~ and a binary output 
rCR = {0, 1}. 
DEFINITION 8. An input -output  sequence, s = p(1) / r (1) ,  p(2) / r (2) ,  
• • • , p(t ) / r ( t ) ,  where p(i)  E P, r(i) C R is applicable to state qi if and 
only if, when the input  sequence p(1), p(2), . . .  , p(t) is applied to T in 
state q~, the resulting output  sequence is r (1) ,  r(2) ,  • • • , r(t) .  
DEFINITION 9. The  state qy reached from q~ by an input-output  
sequence s applicable to q~ is called the s-successor of q~ and is denoted by 
qi = ~,(q~). 
DEFINITION 10. An input -output  sequence s resolves a set Q~ = 
{q~,, q~=, • - • , q~j} of states if and only if, for all qk E Q,: for which s is 
applicable, ~,(q~) is the same. 
As an example consider the flow table of Fig. 6. The sequence s~ = 
(0/0, 0/1)  is applicable to state C but not applicable to states A,  B, D. 
Since the s,-successor of C is unique, s~ resolves the set {A, B, C, D}. On 
the other hand the sequence s2 = (1/0, 1/0) is applicable to states A 
0 I 
h A i IDO B A D I 
C B C I 
D C AO 
Mach ine  M, 
FIG. 6. M~chine Ms 
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and D, but does not resolve {A, D} because the s2-suceessor f A is A 
and that of D is D. 
LEMMA 2. The output of a sequential machine M has the F. M. property 
if and only if there exists an integer k >= 0 such that all input-output 
sequences oflength k resolve the set Q of states of M. The lemma is a restate- 
ment of previous results (Gill, 1962; Brzozowski, 1965). 
LEMM/~ 3. An input-output sequence s resolves the set Q of states if and 
only if s resolves all sets Qi~ = {q~ , q~}, with q~ , q~ C Q. The proof ollows 
from the definitions. 
LEMMA 4. The output r of a machine M has F. M. property if and only if 
there exists a k -~ 0 such that all pairs I ql, q~} of states of M are resolved by 
all input-output sequences of length k. This follows from the preceding 
lemmas. 
I t  is convenient to restate Definition 10 in a modified way: 
DnFIZ~ITION 11. A pair {q~, q~'} of states is resolved if it is resolved by 
all sequences of length > k, for some k. 
In searching for a binary output with F. M. property we are going to 
examine alI pairs of states and ensure that they are resolved. Now we 
assume that we know only the state behavior and that the output is to 
be found. For any pair of states { ql, qi} and any input p we can only have 
two possibilities: 
(1) %(q~) = %(qi). In this case the pa i r /q i ,  qj} is resolved by p/r 
and by all sequences beginning with p/r, where r can be either 0 or 1. 
Hence the total states (q~, p) and (qj, p) impose no restrictions on the 
output. In other words the output values assigned to these total states 
may be 0, 0 or 0, 1 or 1, 0 or 1, 1. In terms of the total state partition ~r 
for which we are searching, this pair of total states can appear in the 
same block of ~r or may be separated by v without affecting the resolving 
ability of an output assigned according to 7r. 
(2) ¢p(ql) ~ %(qj). Here we distinguish two subcases: 
(a) {q~, qj} = {%(q~), %(q~-) }, i.e., the set {ql, qj} and its p-successor 
set are identical. It is clear that ~r must separate the total states (q~, p) 
and (qj, p), for otherwise the pair {q~, qj} will not be resolved by the 
arbitrarily long sequence p/r, p/r, • • • , p/r, and hence r can't be F. M. 
In this case the examination of the two total states gives us a definite re- 
quirement on 7r : 7r must separate the total states. We will indicate this by 
(q~/~ q~) which means that the transitions from q~ and qj under p must 
be accompanied by different outputs, or that ~r separates total state 
(ql, p) from (qj, p). 
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(b) {q~, qi} # {~p(qd, z~(qJ) } = {q~, q~}" Here we have two possi- 
bilities. Either (q~/~ qj), or {qk, qz} must be resolved. We will discuss this 
case more fully after a graphical aid is introduced. 
We shall first construct the pair-table P (T)  of a flow table T. The pair- 
table will have the appearance of a flow table except hat the present 
states correspond to pairs of states of T and the next states are the suc- 
cessor sets of these pairs. This is best illustrated by an example. The pair- 
table of 21//1 in Fig. 6 is shown in Fig. 7. The next-state ntries are either 
pairs or single states. Since we are looking for restrictions on the partition 
7r we can remove those pairs which do not demand any restrictions. For 
example, if the next-state ntry in the pair table is a single state, we can 
remove this entry, for the output for the corresponding pair of total 
states is optional. This is illustrated in Fig. 8(a), where the next state 
entries for AB are removed. Now it is clear that AB is resolved. Since AC 
depends on AB under input 0 and AB is resolved, then AC will also be re- 
solved by all sequences beginning with 0. Hence the next state entry AB 
for AC under 0 is removed, and also the AB entry is removed from row 
BC. There are no further simplifications of this type which we will call 
sink simplifications. This gives Fig. 8(b). 
Note however in Fig. 8(b) th• the pair BD does not appear as a next- 
state entry. Hence the resolution of the pairs does not depend on the 
resolution of BD. Hence we can also remove BD provided AC and AD 
are resolved, for the resolution of these successor pairs of BD guarantees 
the resolution of BD. This second type of simplification will be called 
source simplification. If no further simplifications of either type are pos- 
sible the pair table will be called a stripped pair table shown in Fig. 8@). 
The above process has a nice interpretation i terms of signal flow 
graphs (Mason, 1953; Brzozowski and MeCluskey, 1963). Let us repre- 
sent the pair table of Fig. 7 as a pair graph, without showing any transi- 
tions leading to single states. We obtain the diagram of Fig. 9. We note 
that the node AB is a sink node (has no outgoing transitions). Since this 
corresponds to AB being resolved, the node and all transitions into it can 
be removed. Hence we have chosen sink simplification as a suitable name. 
Further, note that node BD is a source (no incoming transitions) ; hence 
it can be removed together with its outoing transitions. The stripped pair 
diagram is shown in Fig. 10. It  is clear that the stripped pair diagram has 
the property that every node appears in at least one closed loop. In other 
words, all cascade nodes have been removed and only feedback nodes 
remain. 
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O I 
AB A D 
AC AB CD 
AD AC AD 
BC AB CD 
BD AC AD 
CD B C AC 
Pair tab[e P(M I) 
FzG. 7. Pair table for Mz 
O I 
AC AC 
AD AD 
BC RC 
BD BD 
CO CD 
(a) 
0 I 
AC AD 
CD 
AC AD 
BC AC 
(b)  
o I 
AD 
BC 
CD 
(c) 
FIG. 8. Steps in simplifying the pair table 
We can now use the stripped pair graph to find all the restrictions on ~r, 
the total state partition for which we are searching. It is clear that the 
output assigned according to ~r must remove all loops in the pair diagram, 
otherwise some pair of states will not be resolved. (This result has also 
been found by Friedman.) In the specific example of Fig. 10, it is clear 
that the following separations must be achieved: A/1D and (either A/I C 
or C/1 D) and (either B/1 C or C/o D). We shall replace the "and" con- 
nective in the above statement by a dot which will be omitted and the 
"either or" by a V. The corresponding algebraic statement will be called 
the generating function of ~r and denoted by ~,(~r). Here 
~,(~r) = (A/1D)(A/1C V C/ID)(B/1C V C/oD). 
We can now perform algebraic manipulations on ~'(~r) in order to put 
it in a more useful form. First the expression can be multiplied out to 
give: 
"y(~r) = (A/1D)(A/~ C)(B/1 C) V (AA D)(A/I C)(C/oD) 
V (A/~ D)(C/, D)(B/~ C) V (A/~ D)(C/z D)(C/oD); 
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9 Ac 
I 0 
Fie. 9. Pair graph for M~ 
y(Tr) =(p~ D)(A/I C VC/l D)(B4 CVC/o D) 
FIG. 10. Stripped pair graph for M1 
clearly this is a valid restatement of the above conditions. Now each 
product in the sum represents a specific set of sufficient conditions on ~. 
For any such product we examine the 0 separations separately from the 1 
separations for we are dealing with two different columns of the flow 
table. For example the first term states that ~ must separate total states 
(A, 1) from (D, 1), (A, 1) from (C, 1) and (B, 1) from (C, 1). If this is 
done, no restrictions in the 0-column are needed. The set of conditions in 
a given product which correspond to one input can be put in a more con- 
venient form by further multiplication. Let Q1, Q2, Qa, Q~ be sets of 
internal states of sequential machine. Further suppose that at some stage 
we reach the conclusion that ~r must separate Q1 from Q2 and Qa from Q4, 
both separations to be done under the same input. We assume 
Q1 N Q2 = Qa f7 Q4 = ~,  where ~ is the empty set. In other words we 
have 
( 01/02 )(Oa/O4), 
where the input p is dropped for convenience. It is clear that this can be 
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done either by the separation: 
(Q1 U Q3)/(Q2 U Q4), 
provided 
or by 
provided 
( QI U Q.,) Cl ( Q: U Q4) = 2;, 
( Q1 U Q4) /( Q~ (J Qa), 
(Q1 U Q4) fl (Q~ U Q4) = ~,  
If neither one of these conditions is satisfied, then there does not exist a 
partition corresponding tothe separation requirements. 
We illustrate these manipulations with the first term of ~,(Tr): 
((A/D)(A/C))(B/C) = (A/CD)(B/C) = AB/CD. 
Continuing this simplification for other terms, we obtain: 
"y(rr) = (AB/1CD) ~/ (A/I CD)(C/oD) ~/ (AC/1BD) 
v (ACA D) (C/o D). 
If a separation requirement in the modified ~(~r) involves all the 
states of the machine then we have one partition corresponding tothe 
requirement. For example (AB/1 CD) represents the partition {A, B; 
C, Dh ,  where the subscript 1 indicates that the partition is on total 
states involving input 1. Since no requirements on the 0 column are 
needed, any partition in this column will do. On the other hand if some 
states are not involved in the separation, they may be put in either block. 
Thus (A/1 CD) generates either {A, B; C, D}~ or {~_; B, C, D}I • 
In summary, the generating function describes all total state partitions 
(which are now treated as pairs, in the case of two inputs, of internal 
state partitions, for convenience), which can be used for feedback. For 
example, we may choose ~'1 = /A, D; B, C}0, IA, B; C, D}I, which satis- 
fies the requirements (C/0 D)(A/1 CD). The flow table of M1 with out- 
put assigned according to ~rt is shown in Fig. 11. It is easy to verify that 
the output has F.1VL property. Our original output for M~ in Fig. 6 used 
the partition: {A, C; B, D}0, {A, D; B, Ch which does not satisfy anyof 
the separation requirements of ~(Tr); hence it cannot be used for feed- 
back. 
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Fro. 11. &it F.M. output for Mt 
o 
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D 
(QI 
I 
0 I 
AC 
AD 
8C 
BD 
CD 
(b) 
o 
:14 
o 
FIG. 12. (a) M2 • (b) Stripped pair table for M~ 
M2 • 
(c) Stripped pair graph for 
Another example is shown in Fig. 12. The generating function is: 
~(Tr) = (A/oB)(A/1B)(C/.D)(C/1D) 
[(A/o C) V (A/o D)][(B/o C) V (B/o D)] 
[(A/1 C) V (B/, C)][(AA D) V (B/1 D)] 
[(A/0 C) V (A/I D) V (B/o D) ~/ (B/I C)] 
[(A/oD) V (AA C) V (B/0 C) V (BA D)]. 
This is ~ rather lengthy expression and could be evaluated by a computer 
program. For hand computation partial multiplication will very often 
reveal the answer. From the first and third expression we have 
[(AC/oBD) V (AD/oBC)], and from second and fourth terms 
[(AC/1 BD) V (AD/~ BC)]. The pair graph is a very eonvenienL aid. 
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0 I 0 A./AB 
B AC AC 
C AD AD 
D BC BC 
BD BD 
(a) CD CD 
I 
BD 
BC 
AD 
AC 
CD 
FIG. 13. (a) M3 . (b) Pair  Table for M3 
If we choose (AC/o BD)  then all loops involving 0 input only are broken, 
as shown by crosses on the corresponding transitions in Fig. 12(c). 
There is still a loop ( A C) __~ o ( AD ) __,1 ( BD ) __ o BC ---~ A C. Hence in 
the 1 column we must separate (A/~ D) or (B/1 C). Choose (AC/1 BD) ; 
Thus the partition 7r = {A~;  B-D'}0 {A--C; B--D}~ will result in an F. M. 
output. 
Finally, we give an example for which ~r does not exist. Consider 
Ms of Fig. 13(a). The pair graph of Fig. 13(b) reveals that every pair 
of states must be separated under input 0. Clearly this is impossible. 
Hence state splitting must be applied. 
SUMMARY OF GENERAL PROCEDURE 
Given a flow table of a sequential machine M: 
1. Remove all the given outputs of M from the flow table. 
2. Draw the pair graph of M. 
3. Obtain the stripped pair graph of M by removing all the cascade 
nodes (nodes not appearing in any closed loop) and all the branches 
originating or terminating at cascade nodes. 
4. I f  the stripped pair graph is empty, then M is definite. List all the 
simple loops in the stripped pair graph. By a simple loop we mean a 
loop in which no node appears more than once. 
5. For each simple loop list all the separations each of which will 
break the loop. This gives a term of the form (ql/~1 q2 k/q3/p2 q4 V " " • ), 
which is a sum of separations, for breaking any ]ink will break the loop. 
6. The generating function ~,(~r) is the product of all the terms ob- 
tained in Step 5. 
7. Multiply out "~(r) to obtain a sum of products form for ~,(~r). 
(Each separation still involves only two states.) 
8. Check each product of Step 7 under each input (separately) to 
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determine whether the separation requirements can be satisfied. This 
can be done by inspection or formally as in Step 9. I f  the separation re- 
quirements cannot be satisfied for any product in "y(Tr) then there is no 
partition with F.M. property for M. 
9. "Multiply out" each product o obtain separations involving more 
than two states until each product in the sum of products in "y(Tr) in- 
volves only one separation per input. If in this formal multiplication 
one or more states appear on both sides of the separating line the entire 
product is rejected. 
10. Having obtained ~(~r) in the form of Step 9, if -y(~r) is not empty, 
then any partition satisfying one or more of the terms in "y( Tr ) has F.M. 
property for M, and any partition with F.M. property must satisfy at 
least one term of "y( ~r ). 
VII. REALIZATIONS FROM F.M. PARTITIONS 
Once a partition v with F.M. property has been found, a correspond- 
ing one-loop realization follows. First assign an output z according to ~r, 
then realize the machine by using only a finite number of past values of 
z and of the inputs. See Brzozowski (1965) or Hartmanis and Stearns 
(1966) for further details. It is clear that a variety of realizations result 
from a given generating function, in general. For example, for M1 of 
Fig. 6, (the example was taken from Hartmanis and Stearns (1963) 
using {A, B, C; D}0, {A, B, C; D}I and Gill's (1962) method for finding 
the assignment we obtain a circuit of the form of Fig. 14. It can be easily 
verified that no delays can be removed, if one wants to maintain the 
circuit in the finite memory form using z as the F.M. output. Thus 4 
delays are required since z(t) depends on x(t - 2) and z(t - 2). Yet 
Hartmanis and Stearns (1963) have found a realization for M~ which has 
one-loop, only 2 delays, and the same feedback partition, as shown in 
Fig. 15. Furthermore, ven if we restrict he realizations to only those 
in F.M. form, different amounts of input and output memories may be 
required depending on the partition used. Notice that in order to find 
z(t} =x(t-I)~" ~( t -2 )~( t -2 )+x( t -2 )  z(t -2)~ 
FIG. 14. An F.M. realization of Mz 
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Yl = iy l  Y2 + x ¥1 Y2 Y2 = 71 + x Yl Y2 
FIG. 15. Another reMization of M1 
the realization of Fig. 14, we have only used partition methods in the 
sense that the flow table was not expanded to determine the feedback 
partitions. Yet the F.M. form in fac~ does result in state splitting 
(several states of the delays in Fig. 14 represent each state of MI). 
However, this state splitting arises in a natural way, since the split 
states are easily found, 
It is up to the designer to determine which circuit form is better; at 
any rate he has many single-loop circuits available to choose from. 
VIII .  THE GENERAL PROBLEM 
If a given flow table T does not have an F.M. partition it is necessary 
to examine xpanded versions of T. Friedman's results ensure that there 
always exists an expanded flow table having an F.lXl. partition. 
However, his method is not economical and the problem of finding eco- 
nomical single-loop circuits requires further work. 
Perhaps the most immediate step is to attempt to expand the table by 
state-splitting using set:systems (Hartmanis and Stearns, 1966) rather 
than partitions on the given table. This does not appear to be an easy 
method, as will be illustrated by an example. Figure 16 shows an auton- 
omous automaton M4 with 4 states, for which no partition exists, be- 
cause every pair of states must be split. The table is completely sym- 
metric so we can start with any state. First, A can be separated from 
all other states by the partition {A ; B, C, D}. Next, in the second block, 
B must be separated from C and D; hence try the set system {A, C, D; 
B, C, D I. Now the split slates will be given different assignments. In 
order to complete the expanded table, label the split states by different 
subscripts. Thus {A, Co, Do ; B, CI, D1} is the trial partition in the 
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FIG. 17. (a) 
8 
C 
D 
F:m. 16. M4 
B I B I 
C 0 0 C 0 0 
C I I C I I 
D O 0 D O 0 
D I i DI I 
(al (b) 
Expansion of M4 . (b) Assignment of subscripts 
expanded table. Since we are dealing with an autonomous case, internM- 
state partitions and total-state partitions coincide; let z = 0 for the first 
block - z  = 1, for the second. We obtain the expanded table of Fig. 
17(a). Notice that to each set system there correspond several ex- 
panded tables, for we have yet to assign subscripts in the next state 
column of Fig. 17(a), and this can be done in several ways. If the par- 
tition can be used for feedback, the next state entry for Co cannot be Co, 
for the pair ACo would not be resolved. Hence it must be C~. Using such 
arguments we obtain the table of Fig. 17(b). We are still left with a 
cycle (C0, Do), (C,, D1). In this ease there is no successful assignment of 
subscripts; hence the set system is unsuitable. Should we now try another 
set system for the original table, or try to split more states in the ex- 
panded table? The procedure here is not clear. The simplest expansion 
that we have been able to find for M~ requires that two of the states be 
split 3 ways as shown in Fig. 18. Since the set system approach appears 
somewhat uncertain at this stage other means are used to shed more light 
on the problem. 
IX. CONSTANT INPUT MACHINES 
In this section we consider only machines with a constant input (auton- 
omous case), i.e., flow tables with a single next state column. 
DEFINITION 12. A state of a constant input machine is called transient 
if it does not appear in a cycle. It  is called cyclic otherwise. A sequential 
machine is cyclic if it contains only cyclic states. 
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A 7 h O 
B B I 
CI (;2 O 
C 2 C 5 O 
C~ C I I 
D I D Z O 
D 2 D 3 t 
D3 D l l 
FzG. 18. A successful expansion of M4 
FIG. 19. Universal constant-input cyclic circuit 
TtIEOREM 2. Every cyclic constant input machine can be realized by a 
circuit of the form shown in Fig. 19. 
Proof. Let the flow table contain cycles of lengths/1 < 12 < • • • < l~. 
Find the least common multiple L of (11, 12, . . . ,  1.); then each li 
divides L. Now choose an integer p as follows: If  the total number K 
of cycles is less than L - 1, let p = L. I f  K => L - 1, choose the smallest 
N such that LN > K -~ 1 and let p = LN. Now we have a p such that 
each l,- divides p and K < p - 1. Now consider the circuit U, with p 
chosen as above. If  the circuit is started in any state which has m 
adjacent l's, 0 < m < p, and O's elsewhere, then it will cycle through all 
p states with m adjacent l 's. Take the first cycle of length /1 in the 
given flow table. Expand this cycle to a cycle of length p; this is possible 
since/1 divides p. Now all the states which are separated by distance 11 
in the expanded cycle are equivalent o the same state in the original 
cycle. Assign any state of U with m = 1 to represent the first state of 
the given cycle. I t  is clear that the first cycle can be realized. Similarly 
assign m = 2 to the second cycle -m = 3 to the third cycle, and finally 
m = K to the last cycle. We have chosen p > K + 1 ; hence all cycles are 
realized. This concludes the proof. 
I t  is interesting to note that U does not require any combinational 
logic whatsoever. 
TnEO]~ 3. Every constant input machine can be realized by a circuit 
consisting of a universal circuit and of a separate f edback-free circuit. 
Proof. We shall use a construction suggested to us by W. A. Davis. ~ 
Personal communication, 
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transient 
Portion 
Fro. 20. Logic-free, one-loop realization of ~ constant-input machine 
Basically, the cyclic portion will be realized by the universal circuit U, 
and transient states by added delays. Suppose ql is a state which does 
not appear in the next-state column. Then if the machine is started in q~ 
it will pass through transient states ql, q2, • • • , q~, and then must enter 
into a cycle, beginning with state q~+l. For each such set of states q~, 
q2, . . -  , q~ assign a shift register of i delays. Now, if the automaton is
to be started in a cyclic state, set all transient delays to 0. The behavior 
will be as in Theorem 2. If it is desired to start in a transient state, qk, 
put a 1 in any transient delay representing this state. (The first state ql 
will have a unique delay, but other states may appear in more than one 
transient register). Furthermore, if the cycle is entered from q~ after j
steps, (i.e., state q~+l is reached) start the cyclic portion in the j th  
predecessor f q~+l in the cycle. Thus, by the time the single transient 1
disappears out of the transient register, the cyclic part is in the proper 
cyclic state. 
This concludes the construction, the form of which is shown in Fig. 
20. Note that again no combinational logic is required. Furthermore the 
circuit is linear in a trivial way. 
One can save a few delays at the expense of a few exclusive or gates. 
This can be done in the transient portion as follows: Assign one delay 
for each state which has no predecessor. Call this set of states and delays 
rank 1. If a successor q~ of a rank 1 state has two (or more) predecessors 
q2, q~ ~ the input to the delay of ql is the modulo two sum of q2 and q~ 
delay outputs. I t  is easy to verify that this construction will give the 
proper operation. 
CONCLUSIONS 
For machines with inputs it is also possible to exhibit a universal one- 
loop structm'e. This approach due to Hopcroft and (independently) 
McNaughton is described by Friedman (1966) and the reader is re- 
ferred to that paper for details. 
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We have presented methods of finding single-loop realizations of ma- 
chines. It is felt that these realizations will be very useful to the general 
assignment problem since they represent a class of special structural 
forms and should be considered when the choice of assignment is being 
nlade. 
RECEIVED : September 9, 1966 
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